Clik here to view.
Techniques to Boost Incisive Simulation Performance
Functional verification is the biggest challenge in delivering more complex electronic devices on increasingly aggressive schedules. Every technique for functional verification relies on a fast...
View ArticleClik here to view.
New Product: ARM ACE Assertion-Based Verification IP (ABVIP) Available Now
Preface: on Tuesday December 11 we are giving a free a webinar on "ACE Assertion-Based Dynamic, Formal, and Metric-Driven Verification Techniques with ABVIP". Register today: http://goo.gl/rmBhhAs...
View ArticleClik here to view.
Avoid Overly Long Expressions in Specman e Code
When you write your e code, a good practice is to avoid expressions that are "overly long" even though they are completely legal. While there is no hard definition of what constitutes an overly long...
View ArticleClik here to view.
Specman: Determining a Good Value for optimal_process_size
Specman's Automatic GC Settings mechanism is aimed at eliminating the need for users to control the parameters which determine each Garbage Collection's behavior. Setting config mem...
View ArticleClik here to view.
2013 CES: Top 4 Trends Benefiting EDA
While a variety of EDA customer segments are growing, consumer electronics continues to drive the lion's share EDA of industry revenues. Hence, many events at last week's annual Consumer Electronics...
View ArticleClik here to view.
Specman: An Assumed Generation Issue and its Real Root Cause
Random generation is always a complex task, and differences in results are usually very hard to debug. Besides, generation misbehavior always rings many bells in R&D :-)A customer reported a random...
View ArticleClik here to view.
Improve Debug Productivity - SimVision Video Series on YouTube
Most verification customers claim that they are spending over 50% of their verification effort in debug. If so, you should check out these latest SimVision debug videos since you will quickly see how...
View ArticleClik here to view.
DVCon 2013 for the Specmaniac
At the upcoming DVCon (in San Jose, CA February 25-28), Cadence will cover all aspects of our verification technologies and methodologies (full list of Cadence-sponsored events is here). Of course,...
View ArticleClik here to view.
DVCon 2013 for Formal and ABV Users
At the upcoming DVCon (in San Jose, CA February 25-28), Cadence will cover all aspects of our verification technologies and methodologies (full list of Cadence-sponsored events is here). However, Team...
View ArticleClik here to view.
Using the ‘restore -append_logs' Feature
As described in Specman Advanced Option appnote, Specman Elite supports dynamic load and reseeding. This allows the user to run the simulation up to a certain point (often until right after reset) and...
View ArticleClik here to view.
IBM and Cadence Collaboration Improves Verification Productivity
Technology leaders like IBM continuously seek opportunities to improve productivity because they recognize that verification is a significant part of the overall SoC development cycle. Through...
View ArticleClik here to view.
It’s Coming: Udacity CS348 Functional Hardware Verification Course Launches...
On October 18, 2012 Google, NVIDIA, Microsoft, Autodesk, Cadence and Wolfram announced their collaboration with Udacity. Working with Udacity, each of the companies listed above is developing new...
View ArticleClik here to view.
Planning to Go to DVCon 2013 Next Week? If So, Don't Miss the Debug Tutorial...
TUTORIAL: Fast Track Your UVM Debug Productivity with Simulation and AccelerationSession: 5T on Thursday, Feb. 28th from 8:30AM - 12:00PMFor more details on the debug tutorial, click hereThis debug...
View ArticleClik here to view.
JBYOB (Just Bring Your Own Browser): Interactive Labs on Udacity CS348...
On February 19, we announced the launch date for our Udacity MOOCs course: CS348 Functional Hardware Verification, which will launch in exactly one week from now on March 12, 2013. When we communicated...
View ArticleClik here to view.
DVCon 2013: Functional Verification Is EDA’s “Killer App”
With another year of record attendance, DVCon has again proven that a functional verification-focused mix of trade show and technical conference is what customers need to get their jobs done. Here are...
View ArticleClik here to view.
Launch Time – Udacity CS348 Functional Hardware Verification Hits the Web...
Coinciding with the first day of CDNLive! Silicon Valley, our UdacityMOOCs course on Functional Hardware Verification will go live today! Developing this course has been a very rewarding experience and...
View ArticleClik here to view.
Specman: Getting Source Information on Macros
When you write a define-as or define-as-computede macro, you sometimes need the replacement code to contain or to depend on the source information regarding the specific macro call, including the...
View ArticleClik here to view.
Incisive Debug Analyzer is a Finalist for EETimes and EDN ACE Software...
Great news.... Incisive Debug Analyzer (IDA) is one of five finalists for the EETimes/EDN Annual Creativity in Electronics (ACE) Awards in the Software Product of the Year category. In addition to IDA,...
View ArticleClik here to view.
Develop for Debugability – Part 1
Debugging is the most time-critical activity of any verification engineer. Finding a bug is very often a combination of having a good hunch, experience, and the quality of testbench code that you need...
View ArticleClik here to view.
Develop For Debugability – Part II
Looking at Coding Styles for DebugIn this blog post we are going to discuss 3 different cases where coding style can help you debug easier: 1. Declarative vs. Sequential Coding 2. Method Call...
View Article