Clik here to view.
Learn How Valens uses Specman Macros Automate Configuration of Verification...
Valens has achieved success through applying Specman to their verification projects. At DVCon EMEA (Oct 24-25) you can learn how their use of Specman Macros to automate configuration of the...
View ArticleClik here to view.
Cadence Announces Full Cadence Verification Suite Compatibility for Arm-Based...
On October 16, 2018, Cadence Design Systems, Inc announced that, through a wide-reaching system design enablement collaboration, the Cadence Verification Suite is ready for use on Arm®-based...
View ArticleClik here to view.
Veriest to Host Verification Meetup in Serbia Featuring Specman Macros
Veriest, a member of the Cadence Verification Alliance, is holding a series of Meetups in Serbia to serve the growing technology community. The December 12th event will feature a session on Specman...
View ArticleClik here to view.
Renesas Brings Their Legacy Testbench Up to Speed Using the Cadence...
Recently, Renesas Electronics Corporation faced a challenge. They were developing a new data conversion block, one that included an AHB bus bridge, which would be attached to a pre-existing DMA IP...
View ArticleClik here to view.
Verification of ML IP and Specman—Our Hackathon Project
If you are lucky enough and your company spends a few working days each year on a Hackathon, you must know that it is usually a lot of fun. The latest 2018 Hackathon in Cadence was all about Machine...
View ArticleClik here to view.
New Training Bytes Available Now: All About SystemVerilog Classes
If you’re leaving 2018 with the feeling that your SystemVerilog skills are lacking, don’t worry—there’s a new series of Cadence Training Bytes to help you hit the ground running in 2019. Here you’ll...
View ArticleClik here to view.
Specman is Sweet – Bosch Sensortec's Story
Recently, Bosch Sensortec has been using Specman for their functional verification needs in their Inertial Measurement Unit, and they’re loving it.Why is Specman so cool? Well, it’s implementing the...
View ArticleClik here to view.
And the Winner of the 2019 DVCon U.S. Best Paper Award Is...
Another successful DVCon U.S. 2019 has come and gone, but this year had a particularly interesting highlight. With nearly 900 attendees, a bigger program of tutorials, panels, papers, and posters, and...
View ArticleClik here to view.
Concurrent Actions in Specman
Lately we have been asked by several customers about the concurrency options in Specman (some refer to it as “What are the Specman options similar to fork…join?”). Apparently, things that are in...
View ArticleClik here to view.
Cadence Leads the Pack: The First VIP for USB4 is Here!
On March 14th, Cadence announced the release of the industry’s first USB4-supporting Verification IP! The Cadence VIP for USB4 allows engineers to design and create cutting-edge SoC designs compliant...
View ArticleClik here to view.
Cadence Announces Continued Partnership With Northrop Grumman
On March 28th, 2019, Cadence Design Systems announced an expanded collaboration with Northrop Grumman centering on advanced-node SoC projects. Cadence’s cutting-edge verification tools are combining...
View ArticleClik here to view.
Specman Linting and the all_unique Method
Sorting according to pointers- why?One of the best practices that you need to follow when using Specman or any other tool is to use a linting tool on a regular basis to catch bugs early. In Specman, we...
View ArticleClik here to view.
Cadence at the HOST Symposium: Come See What We're Doing!
The HOST Symposium is returning for its 12th year, and general registration is open now. The IEEE International Symposium on Hardware-Oriented Security and Trust (HOST) aims to accelerate and assist...
View ArticleClik here to view.
Cadence at the Red Hat Summit--Come See Xcelium in Action!
The Red Hat Summit is coming around to Boston this year, and it’s only a few short days away. Cadence has a demo at the Marvell booth (that’s #418-1), and we’ll be there from 3-7 PM on Wednesday, May...
View ArticleClik here to view.
Concurrent Actions in Specman: Part 2
In the previous blog: Concurrent Actions in Specman, we discussed the existing options: all of (which awaits completion of all branches) and first of (which terminates at the first completion of any...
View ArticleClik here to view.
Thinci Finds Success with the Cadence Verification Suite
On May 23rd, 2019, Cadence announced that Thinci has elected to use the complete Cadence Verification Suite to speed up the verification of their machine-learning and AI designs. Now, Thinci can access...
View ArticleClik here to view.
Got IP Security Questions? This Luncheon at DAC Has Answers
If you’ve got security on the mind—and in this day and age, who doesn’t?—and you’re planning to attend DAC, be sure to stop by the Accellera-sponsored Luncheon Focusing on IP Security Assurance Issues...
View ArticleClik here to view.
Specman: Python Is here!
Do you know from where Python technology gets its name? It is not from the snake, it is named after the Monty Python comedy group. And indeed, one of the main guidelines behind it is to be fun to use...
View ArticleClik here to view.
Master of ‘e’? Now You Can Prove It!
The knowledge and experience of using Specman/e tells everyone that you have acquired profound verification methodology. But how do you showcase this knowledge to your company, colleagues, and...
View ArticleClik here to view.
Tales from DAC: A Meeting of Security's Heroes at the Accellera Luncheon...
Figure 1: The panel and crowdCitizens—the tech world is in trouble. With the ever-expanding size and complexity of chip designs, security hasn’t kept up. Old techniques for securing a design are no...
View Article